



Enhanced Wirebonding Technique on QFN Device with Critical Die Reference

Jonathan C. Pulido^{1*} and Frederick Ray I. Gomez¹

¹New Product Development & Introduction, STMicroelectronics, Inc., Calamba City, Laguna 4027, Philippines.

Authors' contributions

This work was carried out in collaboration between both authors. Both authors read, reviewed and approved the final manuscript.

Article Information

DOI: 10.9734/JERR/2021/v20i317283

Editor(s):

(1) Dr. Hamdy Mohy El-Din Afefy, Pharos University, Egypt.

Reviewers:

(1) Soroush Soltani, Universiti Putra Malaysia, Malaysia.

(2) Neide Aparecida Mariano, Universidade Federal de Alfenas, Brazil.

Complete Peer review History: <http://www.sdiarticle4.com/review-history/66194>

Original Research Article

Received 02 January 2021
Accepted 09 March 2021
Published 11 March 2021

ABSTRACT

Wirebonding is one of the most challenging assembly manufacturing processes in semiconductor packaging industry. This paper discussed the wirebonding challenge and the solution to mitigate misplaced ball issues and prevent pattern recognition alignment errors. Parameter optimization particularly on wirebond looping was done to ensure that the silicon die's L-fiducial is visible and not obstructed by the wires, which is the operator point or die reference of the unit during wirebonding setup. Ultimately, the optimized wirebonding parameter prevented the pattern recognition alignment error and misplaced ball issues during the lot process. For future works, the configuration and technique could be applied on packages with the similar situation.

Keywords: Die reference; J-wire; looping profile; pattern recognition; wirebonding process.

1. INTRODUCTION

Quad-flat no-leads multi-row (QFN-mr) leadframe package is commonly used in semiconductor packaging industry due to its high-density

input/output (I/O) capability. QFN-mr device can be found on various applications such as in hard disk drives and car infotainment. With continuous technology trends and breakthroughs including the QFN platform, challenges in assembly

*Corresponding author: Email: jonathan.pulido@st.com;

manufacturing are expected [1-4]. On top of the technology innovation, it has been a common challenge in semiconductor packaging the criticality of wirebonding process [5-9]. Wirebonding is defined as the process of creating electrical interconnection between the semiconductor die and the I/O leads using bonding wires.

For the device in focus, two different programs in one die for wirebonding are required with the first wire group having 1 mil wire size and the second

wire group of 2 mil size. During wirebonding process, an L-fiducial of the semiconductor die as shown in Fig. 1 is used as the reference for pattern recognition alignment.

It is important that the wirebonding reference is not obstructed especially during the second wirebonding sequence. Fig. 2 shows the actual image in the machine with the L-fiducial reference not anymore visible after the first wirebonding sequence.




Fig. 1. Part of silicon die with the L-fiducial for wirebonding reference



Fig. 2. L-fiducial obstructed after completion of first wirebonding sequence

As emphasized, it is critical during the second wirebonding sequence that the L-fiducial reference is visible for the machine's pattern recognition system in order to prevent misplaced bond ball issues caused by the alignment error. This paper presents the technique to ensure flawless wirebonding operation with two programs for the QFN-mr device.

2. METHODS AND RESULTS

An overview of the assembly process flow applicable for the device in focus is shared in Fig 3, with the highlighted process concerned. There are two wirebonding sequence programs as there are two wire sizes for the device. The silicon die's L-fiducial is used as the reference for both wirebonding sequences.

As earlier shown in Fig. 2, the L-fiducial is not visible after the first wirebonding sequence, thus the setup for the second wirebonding sequence could not be completed. The die reference was initially suggested to temporarily assign to other area, but the machine program did not recommend it. Hence, wirebond parameter optimization was comprehensively done. The

loop parameter was adjusted from the standard loop to the J-wire loop as depicted in Fig. 4.

With the enhanced wirebonding technique of applying J-wire loop on the specific wire, the L-fiducial was kept unobstructed. Fig. 5 shows the actual image in the machine, with the L-fiducial reference being visible and not obstructed after the first wirebonding sequence.

Note that adjusting the loop parameter is critical, such that after adjusting the parameter, visual inspection was done on the unit. This was done to check the actual wirebonding result for possible wire-to-wire issue and found none. Loop height measurement also passed the requirement.

With the J-wire loop implementation on the specific wire, no more pattern recognition alignment error occurred as shown in Fig. 6 with the L-fiducial kept visible at all times. Also, no occurrence of the misplaced ball on pad was observed during lot process, and was able to meet the one hour mean time between assist requirement.




Fig. 3. Assembly process flow




Fig. 4. Actual J-wire loop implementation



Fig. 5. Adjusted wirebond parameter to J-wire loop, resulting in visible L-fiducial

Small Ball 0	Bnd Ht Error 0	Long Tail 0
Bump NSOP 0	Bump SHTL 0	Bump Small Ball 0
Large Ball 0	Bump Large Ball 0	
Die Eye Fail 9	Lead Eye Fail 0	Substrate Eye Fail 0
Line Tol Fail 0	Pad Find Fail 0	Ref Drift Fail 0
No IP Mtrl 0	O/P Mag Full 0	Wire Feed Err 0
MHS Eye Fail 0	Injctr Puller 1	Bonding Site 0
Jam Detect 0	Whl Sensor 0	Temp Error 0
VP Mag Opr 0	VP Mag Snsr 0	O/P Mag Opr 0

Fig. 6. Machine output showing no error on pattern recognition alignment

3. CONCLUSION

With the wirebond process optimization through the adjustment in the looping parameter, the wirebonding reference, which is the silicon die's L-fiducial, was ensured to be visible and not obstructed during the process. With this, a flawless wirebonding operation with two programs for the QFN-mr device was realized, with no pattern recognition alignment error and misplaced ball issues.

4. RECOMMENDATION

For future works, the enhanced wirebonding technique could be applied on other

semiconductor devices with similar challenging configuration. Also, works and learnings discussed in [10-12] are helpful to further improve the wirebonding process.

DISCLAIMER

The products used for this research are commonly and predominantly used products in our area of research and country. There is absolutely no conflict of interest between the authors and producers of the products because we do not intend to use these products as an avenue for any litigation but for the advancement of knowledge. Also, the research was not funded by the producing company

rather it was funded by personal efforts of the authors.

ACKNOWLEDGEMENT

The authors would like to express sincerest gratitude to the New Product Development & Introduction (NPD-I) team and the Management Team (MT) for the unwavering support provided.

COMPETING INTERESTS

Authors have declared that no competing interests exist.

REFERENCES

1. Tsukada Y, et al. Trend of semiconductor packaging, high density and low cost. Proceedings of the 4th International Symposium on Electronic Materials and Packaging. Taiwan. 2002;1-6.
2. Yeap LL. Meeting the assembly challenges in new semiconductor packaging trend. 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT). Malaysia. 2010;1-5.
3. Tsukada Y, et al. Trends of power electronic packaging and modeling. 10th Electronics Packaging Technology Conference. Singapore. 2008;1-11.
4. Saha S. Emerging business trends in the semiconductor industry. Proceedings of PICMET 13: Technology Management in the IT-Driven Services (PICMET). USA. 2013;2744-2748.
5. Tan CE, et al. Challenges of ultimate ultra-fine pitch process with gold wire & copper wire in qfn packages. 36th International Electronics Manufacturing Technology Conference. Malaysia. 2014;1-5.
6. Tran TA, et al. Fine pitch probing and wirebonding and reliability of aluminum capped copper bond pads. IEEE 50th Electronic Components and Technology Conference (ECTC). USA. 2000;1674-1680.
7. Hong SJ, et al. The behavior of FAB (free air ball) and HAZ (heat affected zone) in fine gold wire. Advances in Electronic Materials and Packaging 2001 (Cat. No.01EX506). South Korea. 2001;52-55.
8. Lall P, et al. Reliability of copper, gold, silver, and pcc wirebonds subjected to harsh environment. IEEE 68th Electronic Components and Technology Conference (ECTC). USA. 2018;724-734.
9. Descartin M, et al. Non-continuous IMC in copper wirebonding: Key factor affecting the reliability. 6th International Conference on Electronic Packaging Technology (ICEPT). China. 2015;403-407.
10. Sumagpang Jr. A, et al. Package design improvement for wire shorting resolution. Journal of Engineering Research and Reports. 2020;11(2):41-44.
11. Sameoto D, et al. Wirebonding characterization and optimization on thick film su-8 mems structures and actuators. TRANSDUCERS 2007-2007 International Solid-State Sensors, Actuators and Microsystems Conference. France. 2007; 2055-2058.
12. Moreno A, et al. Enhanced loop height optimization for complex configuration on qfn device. 2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC). Singapore. 2020;182-184.

© 2021 Pulido and Gomez; This is an Open Access article distributed under the terms of the Creative Commons Attribution License (<http://creativecommons.org/licenses/by/4.0>), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Peer-review history:

*The peer review history for this paper can be accessed here:
<http://www.sdiarticle4.com/review-history/66194>*